

## METHOD FOR FORMING CAPACITOR OF SEMICONDUCTOR DEVICE

### BACKGROUND OF THE INVENTION

#### 5 1. Field of the Invention

The present invention relates to a method for forming capacitor of semiconductor device, and more particularly to a method for forming capacitor of semiconductor device wherein a stacked structure of Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film and Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film or a stacked structure of  $\text{Al}_2\text{O}_3$  film and Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film is used as a dielectric film to prevent reduction of a dielectric constant due to a silicon oxide film at an interface of a storage electrode and a dielectric film, thereby providing a capacitor having a high  
10  
15 capacitance.

#### 2. Description of the Background Art

As the size of a cell is decreased due to high integration of a semiconductor device, obtaining a sufficient capacitance of a capacitor which is proportional to an area of a storage electrode has become more difficult.  
20

Specifically, in a DRAM wherein a unit cell is composed of one MOS transistor and one capacitor, increasing the capacitance of a capacitor which occupies a relatively large area decreasing the area occupied by the capacitor are  
25

one of the most important factor in achieving high integration of the DRAM device.

In order to increase the capacitance  $C$  of the capacitor which is represented by  $(\epsilon_0 \epsilon_r A)/T$  (where  $\epsilon_0$  is a vacuum dielectric constant,  $\epsilon_r$  is a dielectric constant of a dielectric film,  $A$  is an area of a storage electrode, and  $T$  is a thickness of the dielectric film), a material having a high dielectric constant is used as the dielectric film, the thickness of the dielectric film is reduced, or the surface area of the storage electrode is increased.

As one of the methods for increasing the surface area of the storage electrode, forming a hemispherical polysilicon at sidewalls of a concave capacitor has been proposed. However, in the MIS structure of the highly integrated semiconductor device having a design rule of  $0.12\mu\text{m}$  or less, a tantalum oxide film, which is used as a dielectric film, having an oxide equivalent thickness ( $T_{ox}$ ) of  $28\text{\AA}$  or less is difficult to obtain.

Fig. 1 is a cross-sectional diagram illustrating a portion of a conventional capacitor of a semiconductor device.

Referring to Fig. 1, an interlayer insulating film (not shown) is formed on a semiconductor substrate (not shown) including lower structures such as device isolation film (not shown), an impurity junction area (not shown), a

word line (not shown), a bit line (not shown) and a storage electrode contact plug (not shown).

An oxide film for storage electrode (not shown) is formed on the entire surface of the resulting structure. The  
5 oxide film for the storage electrode (not shown) contains an impurity.

The oxide film for storage electrode (not shown) selectively etched according to a photoetching process using a storage electrode mask (not shown) to form an opening (not  
10 shown) exposing the storage electrode contact plug (not shown).

Thereafter, a conductive layer for storage electrode (not shown) is deposited on the entire surface of the resulting structure including a surface of the opening (not  
15 shown) to contact the storage electrode contact plug (not shown). The conductive layer for storage electrode is a doped polysilicon film 11.

A photoresist film (not shown) filling the opening (not shown) is formed on the entire surface of the resulting  
20 structure, and then planarized to expose the oxide film for storage electrode (not shown).

The photoresist film (not shown) is removed to form a storage electrode on the surface of the opening (not shown). A hemispherical polysilicon film can be additionally formed  
25 on the surface of the storage electrode.

The oxide film for storage electrode (not shown) is removed, and a tantalum oxide film 15, which is a dielectric film, is formed on the doped polysilicon film 11, which is the storage electrode. A silicon oxide film 13 is formed at  
5 an interface of the tantalum oxide film 15 and the doped polysilicon film 11.

An  $N_2O$  or  $O_2$  annealing process is performed to prevent crystallization and oxygen deficiency of the tantalum oxide film 15. A silicon oxide nitride film 17 is formed at the  
10 interface of the doped polysilicon film 11 and the tantalum oxide film 15, and thus the  $T_{ox}$  of the tantalum oxide film 15 including the silicon oxide nitride film 17 is greater than  $28\text{\AA}$ . As a result, a capacitance of the capacitor sufficient for the design rule of  $0.12\mu\text{m}$  cannot be obtained.

15 Accordingly, a height of the storage electrode must be increased to obtain a sufficient capacitance for highly integrated semiconductor device. However, when the height of the storage electrode is increased, defects are generated in the device and a yield of the device is reduced due to  
20 collapse of the storage electrode.

Figs. 2a and 2b are a photograph illustrating a cross-section of another concentrated capacitor of the semiconductor device, and graphs illustrating intensity of a high dielectric constant oxide film according to sputtering  
25 time.

As illustrated in Fig. 2a, an  $\text{HfO}_2$  film 25 which is an oxide film having a high dielectric constant is deposited on a doped polysilicon film 21 which is a conductive layer for storage electrode and then annealed to form a dielectric film, and a plate electrode 27 is formed on the resulting structure.

A silicon oxide film or  $\text{HfSiO}_x$  film 23 having a low dielectric constant is formed at an interface of the  $\text{HfO}_2$  film 25 and the doped polysilicon film 21 during the annealing process, which reduces a dielectric constant of the dielectric film.

Figs. 2a and 2b are Auger electron spectroscopy (AES) depth profile data. The sputtering time represents a sputtering etching time of a thin film using Ar ions. Time lapse means that the etching progresses from the surface of the thin film to the inside of the bulk. The intensity represents an intensity of Auger electrons (AE). A high intensity implies a large content of AE.

As described above, in accordance with the conventional method for forming the capacitor of the semiconductor device, when the tantalum oxide film is used as the dielectric film, capacitance sufficient for high integration cannot be obtained due to a large  $T_{ox}$ , and when the  $\text{HfO}_2$  film is used as the dielectric film, a thin film having a low dielectric constant is generated during the

annealing process. As a result, the dielectric constant of the semiconductor device is reduced, and the capacitance sufficient for high integration is not obtained.

## 5 SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method for forming a capacitor of a semiconductor device wherein a stacked structure of Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film and Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film or a stacked structure of  $\text{Al}_2\text{O}_3$  film and Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film is used as a dielectric film to prevent reduction of a dielectric constant due to a silicon oxide film at an interface of a storage electrode and a dielectric film, thereby providing a capacitor having a high capacitance.

In accordance with one aspect of the present invention, a method for forming a capacitor of a semiconductor device, comprising the steps of: (a) forming an oxide film on an interlayer insulating film having a storage electrode contact plug; (b) selectively etching the oxide film to form an opening exposing the top surface of the storage electrode contact plug; (c) forming a conductive layer on the bottom and the inner walls of the opening; (d) removing the oxide film to form a storage electrode; (e) forming a dielectric film having a stacked structure of Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film and

Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film on the surface of the storage electrode; (f) annealing the dielectric film; and (g) forming a plate electrode on the dielectric film is provided.

In accordance with another aspect of the present invention, a method for forming a capacitor of a semiconductor device, comprising the steps of: (a) forming an oxide film on an interlayer insulating film having a storage electrode contact plug; (b) selectively etching the oxide film to form an opening exposing the top surface of the storage electrode contact plug; (c) forming a conductive layer on the bottom and the inner walls of the opening; (d) removing the oxide film to form a storage electrode; (e) forming a dielectric film using Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film on the surface of the storage electrode; (f) annealing the dielectric film; and (g) forming a plate electrode on the dielectric film is provided.

In accordance with yet another aspect of the present invention, a method for forming a capacitor of a semiconductor device, comprising the steps of: (a) forming an oxide film on an interlayer insulating film having a storage electrode contact plug; (b) selectively etching the oxide film to form an opening exposing the top surface of the storage electrode contact plug; (c) forming a conductive layer on the bottom and the inner walls of the opening; (d) removing the oxide film to form a storage electrode; (e)

forming a dielectric film having a stacked structure of  $\text{Al}_2\text{O}_3$  film and Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film on the surface of the storage electrode; (f) annealing the dielectric film; and (g) forming a plate electrode on the dielectric film.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become better understood with reference to the accompanying drawings which are given only by way of illustration and thus are not limitative of the present invention, wherein:

Fig. 1 is a cross-sectional diagram illustrating a portion of a conventional capacitor of a semiconductor device;

15 Fig. 2 is a photograph illustrating a cross-section of another conventional capacitor.

Figs. 3a and 3b are graphs showing characteristic variations of a dielectric film of the capacitor shown in Fig. 2;

20 Figs. 4a to 4f are cross-sectional diagrams illustrating sequential steps of a method for forming a capacitor of a semiconductor device in accordance with a preferred embodiment of the present invention; and

Fig. 4 is a graph illustrating a thickness of a dielectric film according to a deposition thickness of a

25



thin film having a high dielectric constant.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5        A method for forming a capacitor of a semiconductor device in accordance with a preferred embodiment of the present invention will now be described in detail with reference to the accompanying drawings.

      Figs. 4a to 4f are cross-sectional diagrams  
10 illustrating sequential steps of a method for forming a capacitor of a semiconductor device in accordance with a preferred embodiment of the present invention.

      Referring to Fig. 4a, a device isolation film (not shown), an impurity junction area (not shown), a word line  
15 (not shown) and a bit line (not shown) are formed on a semiconductor substrate. A planarized interlayer insulating film 31 is then formed on the resulting structure.

      Thereafter, an etch barrier layer 33 which is preferably a nitride film is formed on the interlayer  
20 insulating film 31, and the resulting structure is etched via a photoetching process using a storage electrode contact mask (not shown) to form a storage electrode contact hole. Next, the storage electrode contact hole is filled with a conductive material to form a storage electrode contact plug

25 35.

Referring to Fig. 4b, an oxide film 37 for storage electrode is formed on the entire surface of the resulting structure. The oxide film 37 for storage electrode is preferably a conventional oxide film used in manufacturing process of semiconductor devices.

Now referring to Fig. 4c, the oxide film 37 for storage electrode is selectively etched according to a photoetching process using a storage electrode mask (not shown) to form an opening 39 exposing the storage electrode contact plug 35.

Referring to Fig. 4d, a conductive layer for storage electrode (not shown), which is preferably a doped polysilicon film, is formed on the entire surface of the resulting structure including a surface of the opening 39. Thereafter, a photoresist film (not shown) is formed on the entire surface of the resulting structure, and then planarized to expose the oxide film for storage electrode 37. The photoresist film is then removed, thereby forming a storage electrode 41. The storage electrode 41 can further include a hemispherical polysilicon film (not shown) on its surface. Preferably, the storage electrode 41 including the hemispherical polysilicon film are formed by stacking a doped amorphous silicon film and an undoped amorphous silicon film, performing an annealing process to grow the undoped amorphous silicon film into the hemispherical

polysilicon film, and performing a succeeding annealing process.

Now referring to Fig. 4e, the oxide film for storage electrode 37 is removed by utilizing etching selectivity thereof over adjacent layers.

A chemical oxide film (not shown) having a thickness ranging from 3 to 5Å is formed by cleaning the surface of the storage electrode 41 in a cleaning solution in which the composition ratio of  $\text{NH}_4\text{OH} : \text{H}_2\text{O}_2 : \text{H}_2$  is 1 : (4 ~ 5) : (20 ~ 50). Alternatively, an oxide film (not shown) having a thickness ranging from 8 to 15Å is formed by cleaning the surface of the storage electrode 41 in an HF or BOE solution and performing an RTO process.

A dielectric film 43 is formed on the entire surface of the resulting structure. The dielectric film 43 is preferably formed by sequentially depositing a film 47 containing mixture of  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  rich in Al ("Al-rich  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  film") and a film 49 containing mixture of  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  rich in Hf ("Hf-rich  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  film"), and then annealing the resulting structure. Alternatively, pure  $\text{Al}_2\text{O}_3$  film may be used instead of Al-rich  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  film. Preferably, as an another embodiment, the dielectric film 43 may be formed without the Hf-rich  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  film, i.e. only using an Al-rich  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  film. A silicon oxide film 45 is formed at an interface of the storage electrode 41

consisting of doped silicon and the Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film 47. However, the silicon oxide film 45 is removed because  $\text{Al}_2\text{O}_3$  which has higher oxidizing power than  $\text{SiO}_2$  converts  $\text{SiO}_2$  into  $\text{Al}_2\text{O}_3$  during the annealing process. As a result, the  
5 reduction of dielectric constant due to the silicon oxide film 45 is prevented.

Preferably, the Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film 47 and the Hf-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film 49 have a thickness ranging from 5 to 30Å and 10 to 100Å, respectively, and formed according to an ALD  
10 process. Specifically, the ALD process is performed at a temperature ranging from 150 to 600°C using  $\text{Al}(\text{CH}_3)_3$  as an Al source,  $\text{HfCl}_4$  as a Hf source and  $\text{H}_2\text{O}$  as an O source. One cycle of  $\text{Al}_2\text{O}_3$  comprises Al pulse,  $\text{N}_2$  purge,  $\text{H}_2\text{O}$  pulse and  $\text{N}_2$  purge processes, and one cycle of  $\text{HfO}_2$  comprises Hf pulse,  $\text{N}_2$   
15 purge,  $\text{H}_2\text{O}$  pulse and  $\text{N}_2$  purge processes.

In addition, the Hf source may be selected from the group consisting of  $\text{HfCl}_4$ ,  $\text{Hf}[\text{N}(\text{C}_2\text{H}_5)_2]_4$ ,  $\text{Hf}[\text{N}(\text{CH}_3)_2]_4$ ,  $\text{Hf}[\text{N}(\text{CH}_3)(\text{C}_2\text{H}_5)]_4$ ,  $\text{Hf}[\text{OC}(\text{CH}_3)_3]_4$ ,  $\text{Hf}(\text{NO}_3)_4$ , and combinations thereof, the O source may be selected from the group  
20 consisting of  $\text{H}_2\text{O}$ ,  $\text{O}_2$ ,  $\text{N}_2\text{O}$ ,  $\text{O}_3$ , and combinations thereof, and one cycle of  $\text{HfO}_2$  may comprise Hf pulse,  $\text{N}_2$  purge, O pulse and  $\text{N}_2$  purge.

Preferably, a ratio of  $\text{HfO}_2$  to  $\text{Al}_2\text{O}_3$  cycles in the formation process of the Al-rich  $\text{HfO}_2\text{-Al}_2\text{O}_3$  film 47 is (1  
25 cycle: 1 cycle) ~ (9 cycle: 1 cycle), and a ratio of  $\text{HfO}_2$  to

Al<sub>2</sub>O<sub>3</sub> in the formation process of the Hf-rich HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> film 49 is (9 cycle: 1 cycle) ~ (2 cycle: 1 cycle).

The annealing process is performed according to a rapid thermal annealing process at a temperature ranging from 500 to 900°C under oxygen or nitrogen gas atmosphere for 1 to 10 minutes. Alternatively, the annealing process is performed in a furnace at a temperature ranging from 500 to 900°C under oxygen, nitrogen or N<sub>2</sub>O gas atmosphere for 10 to 60 minutes.

Referring to Fig. 4f, a plate electrode 51 is formed on the dielectric film 43. The plate electrode 51 is preferably formed according to a CVD process using one material selected from the group consisting of TaN, TiN, WN, W, Pt, Ru, Ir, doped polysilicon, and combinations thereof.

Fig. 4 is a graph illustrating a thickness of the dielectric films according to a deposition thickness of a thin film of the present invention and the conventional arts. As shown in Fig. 4, the HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> film of the invention has a smaller thickness.

In accordance with the present invention, generation of the silicon oxide film at the interface of the storage electrode and the dielectric film is controlled, by forming the dielectric film comprising the stacked structure of the Al-rich HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> film and the Hf-rich HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> film, or the stacked structure of Al<sub>2</sub>O<sub>3</sub> film and Hf-rich HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> film,

thereby preventing reduction of the dielectric constant and providing the large capacitance.

As the present invention may be embodied in several forms without departing from the spirit or essential  
5 characteristics thereof, it should also be understood that the above-described embodiment is not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and  
10 therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalences of such metes and bounds are therefore intended to be embraced by the appended claims.